Login Register Cart 0
Generic placeholder image

Recent Advances in Computer Science and Communications

Editor-in-Chief

ISSN (Print): 2666-2558
ISSN (Online): 2666-2566

Back
Journal Home About Journal Editorial Board Current Issue Volumes/Issues
Subscribe
General Research Article

Efficient FIR Filter Architecture using FPGA

Author(s): Ahmed K. Jameil*, Yassir A. Ahmed and Saad Albawi

Volume 13, Issue 1, 2020

Page: [91 - 98] Pages: 8

DOI: 10.2174/2213275912666190603115506

Price: $65

Abstract

Background: Advance communication systems require new techniques for FIR filters with resource efficiency in terms of high performance and low power consumption. Lowcomplexity architectures are required by FIR filters for implementation in field programmable gate Arrays (FPGA). In addition, FIR filters in multistandard wireless communication systems must have low complexity and be reconfigurable. The coefficient multipliers of FIR filters are complicated.

Objective: The implementation and application of high tap FIR filters by a partial product reduce this complexity. Thus, this article proposes a novel digital finite impulse response (FIR) filter architecture with FPGA.

Methods: The proposed technique FIR filter is based on a new architecture method and implemented using the Quartus II design suite manufactured by Altera. Also, the proposed architecture is coded in Verilog HDL and the code developed from the proposed architecture has been simulated using Modelsim. This efficient FIR filter architecture is based on the shift and add method. Efficient circuit techniques are used to further improve power and performance. In addition, the proposed architecture achieves better hardware requirements as multipliers are reduced. A 10-tap FIR filter is implemented on the proposed architecture.

Results: The design’s example demonstrates a 25% reduction in resource usage compared to existing reconfigurable architectures with FPGA synthesis. In addition, the speed of the proposed architecture is 37% faster than the best performance of existing methods.

Conclusion: The proposed architecture offers low power and improved speed with the lowcomplexity design that gives the best architecture FIR filter for both reconfigurable and fixed applications.

Keywords: Finite impulse response, transposed direct form, common subexpressions elimination, canonical signed digit, digital signal processing, algorithm state machine.

Graphical Abstract

[1]
W. Yin, Z. Kai, and D. Jinping, "FPGA-based expanded circuit design for dsp signal processing", In: Proceedings of Fifth International Conference on Intelligent Systems Design and Engineering Applications. Hunan, China, 2014, pp. 511-516.
[http://dx.doi.org/10.1109/ISDEA.2014.121]
[2]
P. Marino, and A.C. Street, "Digital Signal Processors (DSPs) for low power consumption wireless applications", In: Proceedings of IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565), . Cambridge, MA, USA,, 2002, pp. 11-14.
[3]
Z. Tang, J. Zhang, and H. Min, "A high-speed, programmable, CSD coefficient FIR filter", IEEE Trans. Consum. Electron., vol. 48, no. 4, pp. 834-837, 2002.
[http://dx.doi.org/10.1109/TCE.2003.1196409]
[4]
D.L. Maskell, "Design of efficient multiplierless FIR filters", IET Circuits Dev. Syst., vol. 1, no. 2, p. 175, 2007.
[http://dx.doi.org/10.1049/iet-cds:20060201]
[5]
K.I. Suzuki, A. Otaka, J.I. Kani, M. Fujiwara, and R. Koma, "Burst-mode digital signal processing that pre-calculates FIR filter coefficients for digital coherent PON upstream", J. Opt. Commun. Netw., vol. 10, no. 5, p. 461, 2018.
[http://dx.doi.org/10.1364/JOCN.10.000461]
[6]
X. Chenghuan, C. He, Z. Shunan, and W. Hua, "Design and implementation of a high-speed programmable polyphase FIR filter", In: Proceedings of the 5th International Conference on Applied Integrated Circuit. 2003, Vol. 2, pp. 783-787.
[http://dx.doi.org/10.1109/ICASIC.2003.1277327]
[7]
S.S. Demirsoy, I. Kale, and A.G. Dempster, "Efficient implementation of digital filters using novel reconfigurable multiplier blocks", In: Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers.Pacific Grove, CA, USA 2004, pp. 461-464.
[http://dx.doi.org/10.1109/ACSSC.2004.1399175]
[8]
Q.Z. Wu, and Y.H. Sun, "An integrated CAD tool for ASIC implementation of multiplierless FIR filters with common sub-expression elimination optimization", In: Proceedings of the 2005 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005, pp. 67-72.
[http://dx.doi.org/10.1109/ESTMED.2005.1518074]
[9]
A. Avizienis, "Signed-Digit numbe representations for fast parallel arithmetic", IRE Trans. Electron. Comput., vol. 3, no. 101, pp. 389-400, 1961.
[http://dx.doi.org/10.1109/TEC.1961.5219227]
[10]
K.R.J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, and H. Choo, "Computation sharing programmable FIR filter for low-power and high-performance applications", IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 348-357, 2004.
[http://dx.doi.org/10.1109/JSSC.2003.821785]
[11]
A. Asgar, "A new hardware efficient reconfigurable fir filter architecture suitable for FPGA applications", In: 17th International Conference on Digital Signal Processing (DSP).Corfu, Greece 2011, pp. 4-7.
[12]
R. Mahesh, A.P. Vinod, and S. Member, "New reconfigurable architectures for implementing FIR filters with low complexity", IEEE Trans. Comput. Des. Integr. Circ. Syst., vol. 29, no. 2, pp. 275-288, 2010.
[http://dx.doi.org/10.1109/TCAD.2009.2035548]
[13]
S.A. Menon, and V. Navya, "A speed efficient FIR filter for reconfigurable applications", In: IEEE International Conference on Computational Intelligence and Computing Research (ICCIC).Tamil Nadu, India 2017, pp. 1-5.
[http://dx.doi.org/10.1109/ICCIC.2017.8524552]
[14]
W. Bin Ye, X. Lou, Y.J. Yu, and S. Member, "Design of low power multiplier less linear-phase FIR filters", IEEE Access, vol. 3536, no. 5, pp. 23466-23472, 2017.
[http://dx.doi.org/10.1109/ ACCESS.2017.2740422]
[15]
T.H. Singh, K. Pritamdas, and R. Laishram, "Low power VLSI transposed structure FIR filter using shift/add architecture", In: 2nd International Conference for Convergence in Technology (I2CT),. Mumbai, India, 2017, pp. 1060-1063.
[http://dx.doi.org/10.1109/I2CT.2017.8226290]
[16]
A. Chandra, and S. Chattopadhyay, "Design of hardware efficient FIR filter: A review of the state-of-the-art approaches", Eng. Sci. Technol. Int. J., vol. 19, no. 1, pp. 212-226, 2016.
[http://dx.doi.org/10.1016/j.jestch.2015.06.006]
[17]
R.I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers", IEEE Trans. Circ. Syst. Analog Digit. Sig. Process., vol. 43, no. 10, pp. 677-688, 1996.
[http://dx.doi.org/10.1109/82.539000]
[18]
K. Chen, T. Chiueh, and S. Member, "A low-power digit-based reconfigurable FIR filter", IEEE Trans. Circ. Syst., vol. 53, no. 8, pp. 617-621, 2006.
[http://dx.doi.org/10.1109/TCSII.2006.875373]
[19]
P.M. Tummeltshammer, and C. Hoe James, "Time-multiplexed multiple-constant multiplication", IEEE Trans. Comput. Des. Integr. Circ. Syst., vol. 26, no. 9, pp. 1551-1563, 2007.
[http://dx.doi.org/10.1109/TCAD.2007.893549]
[20]
H. Liu, and A. Jiang, "Efficient design of FIR filters using common sub- expression elimination", In: 8th International Conference on Wireless Communications & Signal Processing (WCSP).Yangzhou, China 2016, pp. 1-4.
[http://dx.doi.org/10.1109/WCSP.2016.7752701]
[21]
K. Dabbagh-Sadeghipour, and A. Aghagolzadeh, "A new hardware efficient low power fir digital filter implementation approach", In: 10th IEEE International Conference on Electronics, Circuits and Systems.Sharjah, United Arab Emirates 2003, pp. 1144-1147.
[http://dx.doi.org/10.1109/ICECS.2003.1301714]
[22]
D. Hwang, C. Mittelsteadt, and I. Verbauwhede, "Low power showdown: Comparison of five dsp platforms implementing an lpc speech codec", In: IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).Salt Lake City, UT, USA 2001, pp. 1125-1128.
[http://dx.doi.org/10.1109/ICASSP.2001.941119]
[23]
K. Muhammad, and K. Roy, "“Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling”, IEEE Trans. Very Large Scale Integr. (VLSI)", Syst., vol. 10, no. 3, pp. 292-300, 2002.
[http://dx.doi.org/10.1109/TVLSI.2002.1043332]
[24]
D. Ray, N.V. George, P.K. Meher, and S. Member, "Efficient shift-add implementation of FIR filters using variable partition hybrid form structures", IEEE Trans. Circuits Syst. I Regul. Pap., vol. 65, no. 12, pp. 4247-4257, 2018.
[http://dx.doi.org/10.1109/TCSI.2018.2838666]
[25]
S.A. Khan, Digital design of signal processing systems: A practical approach., John Wiley and Son Ltd, 2011, pp. 579-586.
[26]
V. Pandey, S.C. Yadav, and P. Arora, "Retiming technique for clock period minimization using shortest path algorithm", In: 2016 International Conference on Computing, Communication and Automation (ICCCA). Noida, India, 2016, pp. 1418-1423.
[http://dx.doi.org/10.1109/CCAA.2016.7813942]
[27]
R. Woods, J. Mcallister, G. Lightbody, and Y. Yi, FPGA-based Implementation of Signal Processing System., John Wiley & Sons, Ltd, 2017.
[28]
L. Liu, and Y. Liang, "A new architecture design for WCDMA and GSM dual-mode mobile phones", In: 2012 International Conference on Computer Science and Electronics Engineering. Hangzhou, China, 2012, pp. 157-160.
[http://dx.doi.org/10.1109/10.1109/ ICCSEE.2012.6]
[29]
T. Nakatani, H. Gheidi, V.W. Leung, D.F. Kimball, and P.M. Asbeck, "Signal generation algorithm for digital polar transmitters with reduced receive band noise", In: IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications (PAWR).Newport Beach, CA, USA 2014, pp. 70-72.
[http://dx.doi.org/10.1109/PAWR.2014.6825738]
[30]
A. Sriram, A.S.R. Monalisa, and S. Sridevi, "Reconfigurable channel filtering architecture based on two bit sub expression minimization for digital up conversion in software defined radio", In: International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET). Chennai, India, 2017, pp. 1974-1978.
[http://dx.doi.org/10.1109/WiSPNET.2017.8300106]
[31]
N. Vilchez, I. Garcia, and M. Arias, "Overlap effect analysis in cellular networks using mobile access technology WCDMA", In: 2014 IEEE Central America and Panama Convention (CONCAPAN XXXIV),. Panama City, Panama, 2014, pp. 1-5.
[http://dx.doi.org/10.1109/CONCAPAN.2014.7000425]
[32]
C. Deng, "Design of radiation hardened wireless sensor nodes based on FPGA : A survey", Int. J. Sensors Wirel. Commun. Control, vol. 6, no. 1, pp. 63-72, 2016.
[http://dx.doi.org/10.2174/2210327906999151217150407]

Rights & Permissions Print Cite
Article Metrics
2
© 2024 Bentham Science Publishers | Privacy Policy