Login Register Cart 0
Generic placeholder image

Micro and Nanosystems

Editor-in-Chief

ISSN (Print): 1876-4029
ISSN (Online): 1876-4037

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

Design Techniques for Power-Gated Nanoscale Low Power Circuits

Author(s): Rumi Rastogi, Sujata Pandey* and Mridula Gupta

Volume 11, Issue 2, 2019

Page: [90 - 99] Pages: 10

DOI: 10.2174/1876402911666190405122417

Abstract

Background: With the shrinking device-sizes in the present day world, the leakage power of the devices has also been increased significantly. Several techniques have been proposed to minimize the leakage power. However, the techniques have certain limitations, such as noise, delay or area of the chip. We have also proposed a leakage minimization technique which also minimizes the noise in the circuit.

Objective: In this paper, we propose noise minimization circuit techniques for the distributed sleep transistor network in power-gated Multi-threshold CMOS circuits. The objective is to minimize leakage power as well as the noise associated with digital power-gated circuits.

Method: The proposed technique has been verified through simulations using the Cadence virtuoso tool. The proposed technique has been applied to a 16-bit adder circuit in 45 nm MTCMOS technology.

Results: The proposed techniques i.e. HVT-ST and the Hybrid-ST techniques achieve 99%, 64.8% and 62.07% reduction in noise as compared to the All-ON, variable-width and variable gate-voltage techniques, respectively. The behavior of the circuit techniques has also been analyzed at higher temperatures. It has been shown through simulations that the proposed techniques effectively minimize noise at higher temperatures i.e. 75°C and 115°C. The proposed techniques also minimize leakage power and the on-time delay significantly. A layout of the section of the proposed circuit has also been drawn which occupies the chip area of 2.37 µm2.

Conclusion: The proposed techniques i.e. HVT-ST and the Hybrid-ST techniques achieve a significant reduction in the noise as well as delay. In this paper, we propose leakage minimization techniques for the distributed sleep transistor network. The proposed techniques i.e. HVT-ST and the Hybrid-ST techniques achieve a significant reduction in noise as well as delay. The technique also reduces the leakage power significantly.

Keywords: Distributed sleep transistor network, HVT-ST, hybrid ST, MTCMOS, variable-width, HVT- ST, hybrid-ST.

« Previous
Graphical Abstract

[1]
Chen, Y.T.; Juan, D.C.; Lee, M.C.; Chang, S.C. An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon. In: Proceedings of International Conference on Computer-Aided Design, 2007, pp. 777-782.
[http://dx.doi.org/10:1109/ICCAD.2007.4397360]
[2]
Keating, M.; Flynn, D.; Aitken, R.; Gibbons, A.; Shi, K. Low Power Methodology Manual for System-on-Chip Design; Springer-Verlag: Berlin, Germany, 2007.
[3]
Rastogi, R.; Pandey, S. Implementing low power dynamic adders in MTCMOS technology. In: Proceedings of IEEE International Conference on Electronics and Communication System, Coimbatore, India2015, pp. 782-786.
[http://dx.doi.org/10.1109/ECS.2015.7125018]
[4]
Rastogi, R.; Pandey, S. Leakage power reduction in MTCMOS based high speed adders. In: Proceedings of 4th International Conference on Computer, Communication and Control, Indore, India2015, pp. 1-4.
[5]
Jiao, H.; Kursun, V. Ground-bouncing-noise-aware combinational MTCMOS circuits. IEEE Trans. Circ. Syst., 2010, 57, 2053-2065.
[6]
Jiao, H.; Kursun, V. Threshold voltage tuning for faster activation with lower noise in tri-mode MTCMOS circuits. IEEE Trans. VLSI Syst., 2012, 20, 741-745.
[7]
Heydari, P.; Pedram, M. Ground bounce in digital VLSI circuits. IEEE Tran. VLSI Syst., 2003, 11, 180-185.
[8]
Stan, M. Low threshold CMOS circuits with low standby current. In: Proceedings of International Symposium on Low Power Electronic Devices, 1998, pp. 97-99.
[9]
Anis, M. Design and optimization of Multi Threshold CMOS (MTCMOS) circuits. IEEE Trans. CAD Integr. Circ. Syst., 2003, 22, 1324-1342.
[10]
Pakbaznia, E.; Fallah, F.; Pedram, M. Sizing and placement of charge recycling transistors in MTCMOS circuits. In: Proceedings of IEEE International Conference on Computer-Aided Design, 2007, pp. 791-796.
[http://dx.doi.org/10.1109/ICCAD.2007.4397362]
[11]
Kim, S.; Kosonocky, S.V.; Knebel, S.D.R.; Stawiasz, K.; Heidel, D.; Immediato, M. Minimizing inductive noise in system-on-a-chip with multiple power gating structures. In: Proceedings of IEEE European Solid-State Circuits Conference, 2003, pp. 635-638.
[12]
Jiao, H.; Kursun, V. Reactivation noise suppression with sleep signal slew rate modulation in MTCMOS circuits. IEEE Trans. VLSI Syst., 2013, 21, 533-545.
[13]
Kim, S.; Kosonocky, S.V.; Knebel, D.R. Understanding and minimizing ground bounce during mode transition of power gating structures. In: Proceedings of the International Symposium on Low Power Electronic Devices, 2003, pp. 22-25.
[http://dx.doi.org/10.1109/ LPE.2003.1231828]
[14]
Khandelwal, V.; Srivastava, A. Leakage control through fine-grained placement and sizing of sleep transistors. IEEE Trans. CAD Integr. Circ. Syst., 2007, 26, 1246-1255.
[15]
Calimera, A.; Benini, L.; Macii, A.; Macii, E.; Poncino, M. Design of a flexible reactivation cell for safe power-mode transition in power-gated circuits. IEEE Trans. Circ. Syst., 2009, 56, 1979-1993.
[16]
Rastogi, R.; Pandey, S. Novel design techniques for noise-tolerant power-gated CMOS circuits. J. Semicond., 2017, 38, 015001-015007.

Rights & Permissions Print Cite
Article Metrics
17
3
© 2024 Bentham Science Publishers | Privacy Policy