Login Register Cart 0
Generic placeholder image

Nanoscience & Nanotechnology-Asia

Editor-in-Chief

ISSN (Print): 2210-6812
ISSN (Online): 2210-6820

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

A New Tool for Simulation of Single Electron Transistor based Microprocessor Using Vector File

Author(s): Rashmit Patel*, Yash Agarwal and Rutu Parekh

Volume 10, Issue 4, 2020

Page: [493 - 500] Pages: 8

DOI: 10.2174/2210681209666191014122904

Price: $65

Abstract

Background: A microprocessor is a general-purpose device, which works on the user defined instructions. The design of next generation microprocessors demands high speed, high density and low power requirements that can be attained by prominent device like Single Electron Transistor (SET).

Methods: Based on realizable SET parameters at room temperature and 800 mV operating voltage; an 8-bit SET based microprocessor is designed and simulated using Cadence Virtuoso environment. The simulation of the microprocessor requires complex stimuli to verify the design for multiple instructions. Conventionally, the simulation is performed by applying individual signal source to each signal. However, that is not optimum and viable for microprocessor designs.

Results: The Cadence Spectre simulator has a facility to simulate the design using vector file, which combines multiple signal sources in a text file. In addition, writing vector file manually is complex and erroneous.

Conclusion: To overcome the problem, a tool is designed and developed that generates a vector file for user selected instructions and parameters. The usage of vector file makes the simulation straightforward and accurate. This paper describes the design of a tool for vector file generation.

Keywords: Cadence spectra, cadence virtuoso, microprocessor, simulation, single electron transistor, vector file.

Graphical Abstract

[1]
Kuhn, K.; Kenyon, C.; Kornfeld, A.; Liu, M.; Maheshwari, A.; Shih, W.K.; Sivakumar, S.; Taylor, G.; Van Der Voorn, P.; Zawadzki, K. Managing process variation in Intel’s 45 nm CMOS technology. Intel Technol. J., 2008, 12, 2.
[2]
Krautschneider, W.H.; Kohlhase, A.; Terletzki, H. Scaling down and reliability problems of gigabit CMOS circuits. Microelectron. Reliab., 1997, 37(1), 19-37.
[http://dx.doi.org/10.1016/0026-2714(96)00236-3]
[3]
Lee, C.H.; Kim, S.W.; Lee, J.U.; Seo, S.H.; Kang, G.C.; Roh, K.S.; Kim, K.Y.; Lee, S.Y.; Kim, D.M.; Kim, D.H. Design of a robust analog-to-digital converter based on complementary SET/CMOS hybrid amplifier. IEEE Trans. NanoTechnol., 2007, 6(6), 667-675.
[http://dx.doi.org/10.1109/TNANO.2007.907833]
[4]
Venkataratnam, A.; Goel, A.K. Design and simulation of logic circuits with hybrid architectures of single-electron transistors and conventional MOS devices at room temperature. Microelectronics J., 2008, 39(12), 1461-1468.
[http://dx.doi.org/10.1016/j.mejo.2008.08.002]
[5]
Li, Q.; Cai, L.; Zhou, Y.; Wu, G.; Wang, S. Design and simulation of logic circuits by combined single-electron/MOS transistor structures. In: Nano/Micro Engineered and Molecular Systems, 2008 NEMS 2008.3rd IEEE International Conference on 2008. , pp. 210-214.
[6]
Ou, X.; Wu, N.J. Analog-digital and digital-analog converters using single-electron and MOS transistors. IEEE Trans. NanoTechnol., 2005, 4(6), 722-729.
[http://dx.doi.org/10.1109/TNANO.2005.858600]
[7]
Zhang, W.; Wu, N.J.; Hashizume, T.; Kasai, S. Novel hybrid voltage controlled ring oscillators using single electron and MOS transistors. IEEE Trans. NanoTechnol., 2007, 6(2), 146-157.
[http://dx.doi.org/10.1109/TNANO.2007.891817]
[8]
Deng, G.; Chen, C.A. SET/MOS hybrid multiplier using frequency synthesis. IEEE Transac. Very Large Scale Integr. (VLSI). Systems., 2013, 21(9), 1738-1742.
[9]
Raut, V.; Dakhole, P.K. Design and implementation of four bit arithmetic and logic unit using hybrid single electron transistor and MOSFET at 120nm technology. InPervasive Computing (ICPC), 2015 International Conference on 2015 Jan 8 (pp. 1-6)
[10]
Parekh, R.; Beaumont, A.; Beauvais, J.; Drouin, D. Simulation and design methodology for hybrid SET-CMOS integrated logic at 22-nm room-temperature operation. IEEE Trans. Electron Dev., 2012, 59(4), 918-923.
[http://dx.doi.org/10.1109/TED.2012.2183374]
[11]
Parekh, R.; Beauvais, J.; Drouin, D. SET logic driving capability and its enhancement in 3-D integrated SET–CMOS circuit. Microelectronics J., 2014, 45(8), 1087-1092.
[http://dx.doi.org/10.1016/j.mejo.2014.05.020]
[12]
Malvino, AP Brown, JA Digital computer electronics 1992.
[13]
Cadence. Available at https://www.cadence.com/
[14]
The Fu Foundation School of Engineering and Applied Science.. Available at https://www.ee.columbia.edu/˜harish/uploads/2/6/9/2/26925901/spectrereference.pdf
[15]
Columbia University. Avalable at, https://www.bioee.ee.columbia. edu/courses/cad/html/vector file.pdf
[16]
Mahapatra, S.; Vaish, V.; Wasshuber, C.; Banerjee, K.; Ionescu, A.M. Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design. IEEE Trans. Electron Dev., 2004, 51(11), 1772-1782.
[http://dx.doi.org/10.1109/TED.2004.837369]

Rights & Permissions Print Cite
Article Metrics
17
1
© 2024 Bentham Science Publishers | Privacy Policy