Login Register Cart 0
Generic placeholder image

Micro and Nanosystems

Editor-in-Chief

ISSN (Print): 1876-4029
ISSN (Online): 1876-4037

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

Performance Analysis of 6T SRAM and ONOFIC Cells

Author(s): Vijay Kumar Sharma* and Masood Ahmad Malik

Volume 14, Issue 4, 2022

Published on: 14 January, 2022

Page: [350 - 357] Pages: 8

DOI: 10.2174/1876402913666211202114736

Price: $65

Abstract

Background: As the technology node scales down to a deep sub-micron regime, the design of static random-access memory (SRAM) cell becomes a critical issue because of increased leakage current components. These leakage current components prevent the designing of a low-power processor as a large portion of the processor power is consumed by the memory part.

Objective: In this paper, an SRAM cell is designed based on the ON/OFF logic (ONOFIC) approach. Static noise margin (SNM) of the cell for the different states are calculated and evaluated by using the butterfly as well as noise (N) curves with the help of Cadence tools at 45 nm technology node.

Methods: ONOFIC approach reduces the leakage current components, which makes a low power memory cell. A performance comparison is made between the conventional six-transistor (6T) SRAM cell and memory cell using the ONOFIC approach.

Results: Low value of power delay product (PDP) is the outcome of the ONOFIC approach as compared to conventional cells. ONOFIC approach decreases PDP by 99.99% in case of hold state.

Conclusion: ONOFIC approach improves the different performance metrics for the different states of the SRAM cell.

Keywords: ONOFIC, PDP, sub-micron regime, SNM, N-curve, SRAM, VLSI.

« Previous Next »
Graphical Abstract

[1]
Gupta, V.; Anis, M. Statistical design of the 6T SRAM bit cell. IEEE Trans. Circuits Syst. I Regul. Pap., 2010, 57(1), 93-104.
[http://dx.doi.org/10.1109/TCSI.2009.2016633]
[2]
Singh, S.K.; Kaushik, B.K. A novel approach to reduce leakage current in ULP SRAM. J. Inst. Electron. Telecommun. Eng., 2013, 59(6), 704-708.
[http://dx.doi.org/10.4103/0377-2063.126968]
[3]
Sharma, V.K.; Patel, S.; Pattanaik, M. High performance process variations aware technique for sub-threshold 8T-SRAM cell. Wirel. Pers. Commun., 2014, 78(1), 57-68.
[http://dx.doi.org/10.1007/s11277-014-1735-x]
[4]
Sharma, V.K.; Pattanaik, M.; Raj, B. INDEP approach for leakage reduction in nanoscale CMOS circuits. Int. J. Electron., 2015, 102(2), 200-215.
[http://dx.doi.org/10.1080/00207217.2014.896042]
[5]
Gupta, A.; Gupta, P.; Asati, A. Novel low-power and stable SRAM cells for sub-threshold operation at 45 nm. Int. J. Electron., 2018, 105(8), 1399-1415.
[http://dx.doi.org/10.1080/00207217.2018.1440437]
[6]
Chetan, P.C.; Dahiya, P.K. Different leakage power reduction technique in SRAM circuit. Int. Res. J. Eng. Tech., 2017, 4, 742-745.
[7]
Shreya, R.P.; Bhatt, K.R.; Jani, R. Leakage current reduction techniques in SRAM. Int. J. Eng. Res. Tech., 2013, 2, 1-5.
[8]
Zhang, L-J.; Wu, C.; Ma, Y-Q.; Zheng, J-B.; Mao, L-F. Leakage power reduction techniques of 55 nm SRAM cells. IETE Tech. Rev., 2011, 28, 135-145.
[http://dx.doi.org/10.4103/0256-4602.78105]
[9]
Gupta, D.C.; Raman, A. Analysis of leakage current reduction techniques in SRAM cell in 90nm CMOS technology. Int. J. Comput. Appl., 2012, 50, 19.
[10]
Singh, M.D.; Akashe, S.; Sharma, S. Leakage power reduction techniques of 45nm SRAM cells. Int. J. Phys. Sci., 2011, 6(33), 7341-7353.
[11]
Sharma, V.K.; Pattanaik, M.; Raj, B. ONOFIC approach: low power high speed nanoscale VLSI circuits design. Int. J. Electron., 2014, 101(1), 61-73.
[http://dx.doi.org/10.1080/00207217.2013.769186]
[12]
Ataei, S.; Stine, J.E.A. 64 kb approximate SRAM architecture for low-power video applications. IEEE Embed. Syst. Lett., 2018, 10(1), 10-13.
[http://dx.doi.org/10.1109/LES.2017.2750140]
[13]
Arandilla, C.D.C.; Alvarez, A.B.; Roque, C.R.K. Static noise margin of 6T SRAM cell in 90-nm CMOS. UkSim 13th International Conference on Computer Modelling and Simulation 2011. Available from: https://uksim.info/uksim2011/ToC.pdf
[14]
Bhavnagarwala, A.J.; Tang, X.; Meindl, J.D. The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J. Solid-State Circuits, 2001, 36(4), 658-665.
[http://dx.doi.org/10.1109/4.913744]
[15]
Wang, J.; Nalam, S.; Calhoun, B.H. Analyzing static and dynamic write margin for nanometer SRAMs. Proceeding of the 13th international symposium on Low power electronics and design, 2008.
[http://dx.doi.org/10.1145/1393921.1393954]
[16]
Wann, C. SRAM cell design for stability methodology. IEEE VLSITSA International Symposium on VLSI Technology, Hsinchu, Taiwan 2005.
[17]
Grossar, E.; Stucchi, M.; Maex, K.; Dehaene, W. Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE J. Solid-State Circuits, 2006, 41(11), 2577-2588.
[http://dx.doi.org/10.1109/JSSC.200\6.883344]

Rights & Permissions Print Cite
Article Metrics
11
1
© 2024 Bentham Science Publishers | Privacy Policy