Login Register Cart 0
Generic placeholder image

Recent Patents on Engineering

Editor-in-Chief

ISSN (Print): 1872-2121
ISSN (Online): 2212-4047

Back
Journal Home About Journal Editorial Board Journal Insight Current Issue Volumes/Issues
Subscribe
Research Article

Research on Dynamic Optimization Method of Embedded Multi-core Performance based on Runtime

Author(s): Ying Huang, Xiaoyong Fang*, Yihuang Zeng, Zhixin Huang and Hongtao Guo

Volume 15, Issue 3, 2021

Published on: 22 April, 2020

Page: [356 - 365] Pages: 10

DOI: 10.2174/1872212114999200422142831

Price: $65

Abstract

Embedded multi-core systems often show special limitations in sharing resources and storage capacity, which will lead to the reduction of parallel efficiency due to bandwidth, data competition and other factors. In this paper, a run-time optimization framework is proposed to dynamically and adaptively adjust parallel strategies according to the structure of different parallel programs. On the one hand, the performance analysis model of a parallel program structure is established to get the number of threads during the best performance. On the other hand, in view of the load imbalance in parallel thread execution, an adaptive dynamic scheduling algorithm is proposed to dynamically select the size of the scheduling block. Experimental results show that the proposed dynamic scheduling strategy can improve program performance and achieve improvement of the performance of the embedded multi-core system.

Background: Embedded multi-core systems often have special limitations in sharing resources and storage capacity. These limitations often lead to parallel programs running with lower parallel efficiency due to bandwidth, data competition and other factors.

Objective: In order to improve the performance of embedded multi-core systems, parallel strategies can be adjusted dynamically and adaptively for different parallel program structures.

Methods: A control mechanism of the thread count based on runtime information feedback is proposed, which enables the system to dynamically select the number of threads when the program runs best according to the structure characteristics of parallel programs. Then, an adaptive dynamic scheduling algorithm is proposed to solve the load imbalance in parallel program execution.

Results: An optimization framework based on run-time architecture is presented, which consists of two parts: performance monitoring and control interface. It can take corresponding optimization strategies according to the running state of parallel programs.

Conclusion: The performance of the embedded multi-core system is improved.

Keywords: Adaptive dynamic algorithm, embedded multi-core system, open multi-processing, optimization strategy, parallel optimization, runtime.

Graphical Abstract

[1]
"Intel", Threading methodology: Principles andpractices[T/OL]..2003.www.Intel.com/cd/ids/developer/asmona/eng/219349.htm
[2]
R. van der Pas, and N. Copty, "The OMPIab on sun systems[J]", Proc. of IWOMP, vol. 5, 2005
[3]
J. Nieplocha, A. Marquez, and J. Feo, "Evaluating the potential of multi-threaded platforms for irregular scientific computations[C", Proceedings of the 4th international conference on Computing frontiers, Ischia, Italy, 2007.
[4]
S Saini, J Chang, and R Hood, "A scalability study of Columbia using the nasparallel benchmarks[J]", J. Comput. Meth. Sci. Engr, 2006.
[5]
A. Snavely, D.M. Tullsen, and G. Voelker, "Symbiotic jobscheduling with priorities for a simultaneous multi-threading processor", Perform. Eval. Rev., vol. 30, no. 1, pp. 66-76, 2002.
[http://dx.doi.org/10.1145/511399.511343]
[6]
R.L. McGregor, C.D. Antonopoulos, and D.S. Nikolopoulos, "Scheduling algorithms for effective thread pairing on hybrid multiprocessors[C]", Proceedings of the19th IEEE International Symposium on Parallel and Distributed Processing, Denver, CO, , 2005pp. 28a-28a
[7]
G. Dhiman, V. Kontorinis, and D. Tullsen, Dynamic workload characterization for power efficient scheduling on CMP systems[C]Proceedings of ACM/IEEE International Symposium on Low-Power Electronics and Design(ISLPED), Austin, TX, USA, 2010, pp. 437-442.
[8]
A. Merkel, and F. Bellow, Memory-aware scheduling for energy efficiency on multicore processors[C]Workshop on Power Aware Computing and Systems,HotPower'08, San Diego, CA, USA, 2008.
[9]
J. Meng, J.W. Sheaffer, and K. Skadron, Exploiting inter-thread temporal locality for chip multi-threading[C]Proceedings of IEEE International Symposium on Parallel&Distributed Processing (IPDPS), Atlanta, Georgia, USA, 2010, pp. 1-12.
[10]
S.C. Woo, M. Ohara, and E. Torrie, "The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH", Comput. Archit. News, vol. 23, no. 2, pp. 24-36, 1995.
[http://dx.doi.org/10.1145/225830.223990]

Rights & Permissions Print Cite
Article Metrics
7
1
© 2024 Bentham Science Publishers | Privacy Policy